Fabrication Process of MBCFET and its Characteristics
Synopsis
This paper demonstrates the fabrication process of a novel 3-D multibridge-channel MOSFET, using the conventional CMOS process. It contains a comparative study of I-V characteristics between planer MOSFET and MBCFET. It shows how conventional MBCFET has a disadvantage of poor gate bias control and leakage characteristics and how it can be avoided by using core insulator.
![WREC21](https://books.aijr.org/public/presses/1/submission_114_89_coverImage_en_US_t.jpg)
Published
September 22, 2021
Series
Online ISSN
2582-3922
Copyright (c) 2021 held by the author(s) of the individual article
![Creative Commons License](http://i.creativecommons.org/l/by-nc/4.0/88x31.png)
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.