Design of Constant Transconductance Operational Amplifier by CMOS with High Gain and Low Operational Power

Parvesh Kumar*[1], Tarun Chaudhary[2], Vijay Kumar Ram[3]

[1]Dept. of ECE, R.E.C, Bijnor, India

[2]Dept. of ECE, Dr. BR. Ambedkar National Institute of Technology, Jalandhar, India.

[3]Dept. of ECE, SCRIET, CCSU Campus, Meerut, India.

*Corresponding author

doi: https://doi.org/10.21467/proceedings.114.64

Abstract

In the following paper, there is a presentation of a small potential, small capacity CMOS which programs numerically working trans conductance circuit of an amplifier (OTA). A constant transconductance up to (7% of max variation) secures the whole usual-mode of the input range. The circuit process and it can also be operated on a voltage supply of 3.3V with a common-mode range of input from 0.3 to 1.6V. A constant-current is maintained by the designed OTA and also provide a continuous transmission capacity for varying burden capacitors with no increase in consumption of capacity. Simulation of the circuit works upon T-SPICE .5 μm level 49 sub-micron technology.

Keywords: CMOS, Low Operational Power, OTA, Tran conductance, High Gain, Tanner Tools, VHDL.

1 Introduction

The operational transconductance Amplifier is basically called OTA and plays an integral role in many mixed-signal and analog systems. OTAs own an important part in various integrated circuits offering wide bandwidth. They are widely used for a sort of radiofrequency, halfway frequency and applications of large video presentation [1-3]. Due to the demand of large presentation, low voltage analog circuit (Increase in packing densities because of many factors like battery-operated mobile system, decrease property dimensions) have been forcing the designers to introduce new circuit topology [6].

In electronic systems, amplifiers play a role as the universal building blocks. Operational amplifier are directly paired, providing high gain value, variable inputs with single and output topology. They are useful for domains of analog instrumentation. The transconductance of the insertion phase needs for being continuous for obtaining a frequency with a constant coalition obtain, inside an insertion scope of a similar mode [7]. For the designers, operational amplifiers always prove to be a challenge. In the applications such as switches, capacitor filters, algorithm A/D converters, pipelined A/D converter, frequency locked loops and sample and hold amplifier implements a crucial role of the operational amplifier [2].

The constructing units of analog circuit and system which are implemented in a wide array of client, commercial and scientific transferable monitoring apparatus like data converters, four-quadrant multipliers, mixers, modulators and continuous-time filters are the operational trans conductance amplifier [5]. There is a challenge for the designer to design an OTA with low power absorption because it is becoming a crucial asset for handset devices. Thus being contradicting parameters, there remains a trade-off in the middle of race, capacity & obtain of OTA designing. There contain three types of OTAs, Double step OTAs, Turn up cascade and Telescopic OTAs [4]. The comprehensions of fast-speed, maximum obtain, huge obtain bandwidth outcome & less capacity amplifiers have a demand of inventive circuit design techniques and

Proceedings DOI: 10.21467/proceedings.114; Series: AIJR Proceedings; ISSN: 2582-3922; ISBN: 978-81-947843-8-8

advanced upgraded circuit process technology. Step to step input and output voltage, the low voltage large performance is designed to totally balance the operational transconductance amplifier [8-12].

2 Basic OP Amplifier Equations

The step (two) operational amplifier step to step input and output capacity. The first part contains the double cataract formation, and the step to step is attained by corresponding the NMOS distinctive couple with PMOS distinctive couple. The next part is the class AB product stage, and the doorways of two product transistors vary in similar condition for producing powerful driving capacity. The firmness is guaranteed with two Millers capacitances through what signal process by the cascade transistor by trimming the forward way of the feed and substituting zero points of just the halfway stage. Ignoring medium distance modulate result & further lower-level results, the current and transconductance expressional of the transistor, which operates the saturation area can be acquired as shown below [13].

$$I_D = (1/2)\mu_{np} C_{ox} (W/L) (V_{eff})^2 \quad \text{--- (1)}$$

$$g_m = \mu_{np} C_{ox} (W/L) (V_{eff})^2 = 2I_D / V_{eff} = \sqrt{(2I_D \mu_{np} C_{ox} W/L)} \text{ ----(2)}$$

$For\ NMOS = V_{eff} = V_{GS} - V_{TH,N}$, $For\ PMOS = V_{eff} = V_{SG} - |V_{TH,P}|$

3 The High-Speed CMOS Operational Tran conductance Amplifier

In selected and detain circuit, switch capacitor filter, large race A/D converted circuit, there is a use of distinctive large race CMOS operational transconductance amplifier. We can apply working in both input and output. It is positioned in the put-in trackway of the operational amplifier & is also accountable for the supply of esteemed input signal for A/D converter and positioned in the output trackway of the operational amplifier and is accountable for the supply of the output signal for the communicator following D/A converter. In a variety of systems, the operational transconductance amplifier is used as the key module, which is the most necessitating slice. Its race and perfection create a straight effect on the race and correctness of the entire systems. Thus plotting a large execution of the operational transconductance amplifier is of high conceptual and fitted consequences [14].Big accuracy assessable remuneration for continuous command of insertion stage transconductance [15]. A CMOS subliminal rail-to-rail insertion and production Amplifier acceptable for power reaping applications are introduced. A novel large-rate, large-obtain & less disturbance CMOS Operational Amplifier with inner CMFB for large rate Applications. The Op-Amp ckt works with large DC obtain, large coalition obtains [16-18].

4 Simulations and Results

Design specifications
Potential apply = 3.3v
Technology = .5 Deep Sub Micron

4.1 Schematic Diagram and Layout of Inverter

In chip design, CMOS inverter are few of the commonly applied and versatile MOSFET Inverter. They conduct a small amount of power loss and relatively speed. A CMOS inverter contains PMOS and NMOS transistors.



Figure 1: Schematic diagram of Inverter.



Figure 2: Layout of Inverter

4.2 SPICE Code of Inverter

```
MOSFET_N_1 out in Gnd Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
MOSFET_P_1 out in Vdd Vdd PMOS L=.2u W=22u AD=66p PD=24u AS=66p  PS==24u
.Model NMOS NMOS kp=4.5u vto=1v gamma=.4 lambda=0.02 phi=.6v
.Model PMOS PMOS kp= 3.6u vto= -1v gamma= .4 lambda0.02 phi= .6v
Vdd Vdd Gnd 3.3v
Vin In Gnd Pulse(0 3.3v 0 1n 1n 10n 20n)
. tran 1n 100n
*. dc Vin 0 3.3v .1v
.Power Vdd 1n 100n
.print  V(In)  V(Out)
.end
```



Figure 3: DC Analysis of Inverter



Figure 4: AC Analysis of Inverter

4.3 Two-Stage CMOS OP Amplifier



Figure 5: Schematic Diagram of two-stage OP Amplifier



Figure 6: DC Analysis of Two-Stage CMOS OP Amplifier



Figure 7: AC Analysis of Two-Stage CMOS Amplifier

Proceedings DOI: 10.21467/proceedings.114
ISBN: 978-81-947843-8-8

Series: AIJR Proceedings
ISSN: 2582-3922

V.Constant Tran conductance Operational Amplifier by CMOS with high gain and Low operational Power



Figure 8: Schematic diagram of Constant Transconduction Op-Amp by CMOS with high gain and Low operational Power.



Figure 9: Transient analysis of schematic of CMOS Current operational amplifier with high gain and Low operational power

Table: Specification and Simulation Result

Voltage Supply = 3.3V		
Level (Model) = 49		
Technology = 0 .5 Sub Micron		
Logic Block = Array Specification		
Parameters:-	Input(V)	Output(V)
Inverter	In a = 1.08 V	Out = 3.30 V
High Swing Cascode	In a = 486.97 mv In b = 502.33mv	Out = 1.12V
Two Stage CMOS Operational Amplifier	In a = -1.36mv In b = -532.70mv	Out = 2.32V
CTOA by CMOS high gain and low operation power	In 1 =325.69mv In 2 =362.67mv In 3 =429.66mv In 4 =532.19mv	Out =4.23V

5 Conclusion

In comparison to a few works done on Constant Transconductance Operational Amplifier [15,19] above paperwork is designed for showing us to rise the gain voltage of the Operational Amplifier reaching large stability. It is also seen that the gain and output voltage outsmarts the other work. Adding to that, the circuit complexity is much simpler to the cost-effectiveness to its counterparts. The circuit results best and it also provides the capability of operating local capacitance by utilizing the 0.5 submicron technology and level 49. The low harmonic distortion of the signal is ensured by the high value of the slow rate.

References

[1] P. Singh, M. Dehran and K. Singh, "High performance CMOS low power/low voltage operational transconductance amplifier," 2015 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT), Coimbatore, India, 2015, pp. 1-4.

[2] T. Kackar, S. Suman and P. K. Ghosh, "Design of high gain low power operational amplifier," 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, 2016, pp. 3270-3274.

[3] A. Nayak, S. Bonthala, Y. Uppoor and M. S. Bhat, "Design of High Gain Operational Transconductance Amplifiers in 180 nm CMOS technology," 2019 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics (DISCOVER), Manipal, India, 2019, pp. 1-4.

[4] Kalpesh B. Pandya, Kehul A. shah, "Performance Evaluation of Different Types of CMOS Operational Tran conductance Amplifier", International Journal of Science and Research (IJSR), India Online ISSN: 2319-7064 Volume 2 Issue 3, March 2013.

[5] Soumen Pal, Puspak Pain, "Design of Two Stage Ultra Low Power CMOS Operational Tran conductance Amplifier (OTA) Using 180 nm Technology", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering,Vol. 5, Issue 2, February 2016.

[6] Abdul kerim L. Coban and Phillip E. Allen, "A Low-Voltage CMOS Op Amp with Rail-to-Rail Constant-gm Input Stage and High-Gain Output Stage", 8-7803-2570 February 1995 IEEE.

[7] Ron Hogervorst, Remco J. Wiegerink, Peter A.L de Jong, JeroenFonderiel, Roelof F. Wassenaar, Johan H. Huijsing, "CMOS Low-Voltage Operational Amplifiers With Constant-Gm, Rail-to-Rail Input Stage", 0-7803-0593-0/92 1992 IEEE.

[8] L. Bouzerara and M. T Belaroussi, "Low-voltage, low-power and high gain CMOS operational transconductance amplifier," 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), Phoenix-Scottsdale, AZ, USA, 2002, pp. I-I.

[9] Giuseppe Ferri and Willy Sansen,"A Rail-to-Rail constant-g_m Low voltage CMOS Operational Tran conductance Amplifier, 0018-9200/97 IEEE.

[10] K. Nagaraj, "Constant transconductance CMOS amplifier input stage with rail-to-rail input common mode voltage range," in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 42, no. 5, pp. 366-368, May 1995.

[11] Guo-Ding ",PengHuang,LingYang,Bo Wang, "A Constant Gm CMOS Op-Amp with Rail-to-Rail input/output stage",978-1-4244-5798-4/10 Oct.2010IEEE.

[12] M. Mahendra, S. Kumari and M. Gupta, "Low Voltage High Performance Fully Balanced Operational Transconductance Amplifier with Improved Slew Rate," 2020 7th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 2020, pp. 819-823.

[13] H. Wang, Z. Qiao, Y. Xu and G. Zhang, "Design Procedure for a Folded-Cascode and Class AB Two-Stage CMOS Operational Amplifier," 2019 IEEE International Conference of Intelligent Applied Systems on Engineering (ICIASE), Fuzhou, China, 2019, pp. 40-43.

[14] H. Wang, Z. Qiao, Y. Xu and G. Zhang, "Design Procedure for a Folded-Cascode and Class AB Two-Stage CMOS Operational Amplifier," 2019 IEEE International Conference of Intelligent Applied Systems on Engineering (ICIASE), Fuzhou, China, 2019, pp. 40-43.

[15] F. Jin, X. Fu, P. Niu, G. Yang and T. Gao, "The Research of Operational Transconductance Amplifier," 2011 International Conference on Control, Automation and Systems Engineering (CASE), Singapore, 2011, pp. 1-4.

[16] H. Shuai, G. Zhongjie, Z. Xiaoyi, C. Hao and L. Qing, "Research on Low Power Constant Transconductance Rail-to-Rail Operational Amplifier Technology," 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Kunming, China, 2020, pp. 1-3.

[17] A. Far, "Enhanced gain, low voltage, rail-to-rail buffer amplifier suitable for energy harvesting," 2017 IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC), Ixtapa, Mexico, 2017, pp. 1-6.

[18] S. Mahdavi, F. Noruzpur, S. Esmaeilie, A. Sadeghi and A. Mohammady, "A Novel High-Speed High-Gain and Low-Noise CMOS Amplifier in 0.18µm Process," 2019 5th Conference on Knowledge Based Engineering and Innovation (KBEI), Tehran, Iran, 2019, pp. 799-802,

[19] A. Parthipan, K. L. Krishna, V. N. Kumar, C. Hareesh, B. Raviteja and C. V. Varshath, "A High Performance CMOS Operational Amplifier," 2019 3rd International Conference on Computing Methodologies and Communication (ICCMC), Erode, India, 2019, pp. 702-706,

[20] Pratik P. Deshmukh, Dr. M.B. Mali, Prof. V.G. Raut, Gajesh Namdev, 2013, "0.8 V Low Power Operational Transconductance Amplifier", INTERNATIONAL JOURNAL OF ENGINEERING RESEARCH TECHNOLOGY (IJERT) Volume 02, Issue 09 (September 2013).